

# Contents

Enabling Internet-of-Things with Opportunities Brought by Emerging Devices, Circuits and Architectures . . . . .	1
<i>Xueqing Li, Kaisheng Ma, Sumitha George, John Sampson, and Vijaykrishnan Narayanan</i>	
Logic with Unipolar Memristors – Circuits and Design Methodology . . . . .	24
<i>Nimrod Wald, Elad Amrani, Avishay Drori, and Shahar Kvatinsky</i>	
Robust Hybrid TFET-MOSFET Circuits in Presence of Process Variations and Soft Errors . . . . .	41
<i>Maedeh Hemmat, Mehdi Kamal, Ali Afzali-Kusha, and Massoud Pedram</i>	
Logic Synthesis for Silicon and Beyond-Silicon Multi-gate Pass-Logic Circuits . . . . .	60
<i>Valerio Tenace, Andrea Calimera, Enrico Macii, and Massimo Poncino</i>	
Digital Hardware Design Based on Metamodels and Model Transformations . . . . .	83
<i>Johannes Schreiner and Wolfgang Ecker</i>	
Improving the Efficiency of Formal Verification: The Case of Clock-Domain Crossings . . . . .	108
<i>Guillaume Plassan, Hans-Jörg Peter, Katell Morin-Allory, Shaker Sarwary, and Dominique Borrione</i>	
Improving Stress Quality for SoC Using Faster-than-At-Speed Execution of Functional Programs . . . . .	130
<i>Paolo Bernardi, Alberto Bosio, Giorgio Di Natale, Andrea Guerriero, Ernesto Sanchez, and Federico Venini</i>	
Beyond Ideal DVFS Through Ultra-Fine Grain Vdd-Hopping . . . . .	152
<i>Valentino Peluso, Roberto G. Rizzo, Andrea Calimera, Enrico Macii, and Massimo Alioto</i>	
Earth Mover’s Distance as a Comparison Metric for Analog Behavior . . . . .	173
<i>Alexander W. Rath, Sebastian Simon, Volkan Esen, and Wolfgang Ecker</i>	

Approximate Matrix Inversion for Linear Pre-coders in Massive MIMO . . . .	192
<i>Syed Mohsin Abbas and Chi-Ying Tsui</i>	
A Novel Hardware-Oriented Stereo Matching Algorithm and Its Architecture Design in FPGA. . . . .	213
<i>Yanzhe Li, Kai Huang, and Luc Claesen</i>	
<b>Author Index</b> . . . . .	233

VLSI-SoC: System-on-Chip in the Nanoscale Era -

Design, Verification and Reliability

24th IFIP WG 10.5/IEEE International Conference on

Very Large Scale Integration, VLSI-SoC 2016, Tallinn,

Estonia, September 26-28, 2016, Revised Selected

Papers

Hollstein, Th.; Raik, J.; Kostin, S.; Tšertov, A.; O'Connor,

I.; Reis, R. (Eds.)

2017, XIV, 233 p. 129 illus., Hardcover

ISBN: 978-3-319-67103-1